A 0.7-v, 1.9mw integrator based on self-biased digital inverter in 90nm cmos technology
نویسندگان
چکیده
منابع مشابه
A CMOS Inverter-Based Self-biased Fully Differential Amplifier
A CMOS self-biased fully differential amplifier is presented. Due to the self-biasing structure of the amplifier and its associated negative feedback, the amplifier is compensated to achieve low sensitivity to process, supply voltage and temperature (PVT) variations. The output common-mode voltage of the amplifier is adjusted through the same biasing voltages provided by the common-mode feedbac...
متن کاملReal-Time Digital Oscilloscope Implementation in 90nm CMOS Technology FPGA
This paper describes the design of a real-time audiorange digital oscilloscope and its implementation in 90nm CMOS FPGA platform. The design consists of sample and hold circuits, A/D conversion, audio and video processing, on-chip RAM, clock generation and control logic. The design of internal blocks and modules in 90nm devices in an FPGA is elaborated. Also the key features and their implement...
متن کاملLow Voltage Analog to Digital Converter Design in 90nm CMOS
Permission to make digital or hard copies of all or part of this work for personal or classroom use is granted without fee provided that copies are not made or distributed for profit or commercial advantage and that copies bear this notice and the full citation on the first page. To copy otherwise, to republish, to post on servers or to redistribute to lists, requires prior specific permission....
متن کاملSimulation of Dynamic NBTI Degradation for a 90nm CMOS Technology
The NBTI effect has become the limiting factor for the reliability of p-MOSFETs in the sub-100nm regime. In this work the dynamic NBTI degradation was systematically investigated for a 90nm p-MOSFET by experiment and simulation. For thin gate oxides stressed at low to medium gate voltages the bulk traps can be neglected and NBTI occurs mainly due to the generation of interface traps. Under this...
متن کاملCLUSTERED MULTI-PORTED REGISTER FILE WITH BUILT-IN-SELF- TEST CIRCUTRIES IN 90nm CMOS TECHNOLOGY
Requirement on number of register file (RF) ports in parallel processors poses a stringent challenge on RF design. Access time, power consumption and silicon area of the RF are strongly related to the micro-architecture and the number of access ports. A clustered register file with global registers is presented in this paper. Circuit techniques and scheduling sequences are also presented to enh...
متن کاملذخیره در منابع من
با ذخیره ی این منبع در منابع من، دسترسی به آن را برای استفاده های بعدی آسان تر کنید
ژورنال
عنوان ژورنال: Trakia Journal of Science
سال: 2014
ISSN: 1312-1723,1313-3551
DOI: 10.15547/tjs.2014.04.016